Abstract-This live demonstration is related to ISCAS track "Imagers and Vision Processing". It showcases the Gaussian pyramid with a CMOS vision sensor with a 176 × 120 pixel array in standard 0.18 µm CMOS technology. The sensing elements are 3T-APS with in-pixel ADC and CDS. The Gaussian pyramid is extracted concurrently with a double-Euler switched-capacitor network on the same substrate, giving RMSE errors below 1.2% of FSO. The chip provides a Gaussian pyramid of 3 octaves with 6 scales each with an energy cost of 26.5 nJ/px at 2.64 Mpx/s.
I. INTRODUCTION
Gaussian pyramid provides feature detectors with the ability to give the same response regardless the distance of the object to the camera [1] . The construction of the Gaussian pyramid comprises several downscalings of the input scene, the socalled octaves. In so doing, octave O i is the 1/4 downscaling of the former octave O i−1 . Every octave is a set of images called scales which are the result of applying Gaussian kernels with increasing widths. The Gaussian pyramid is a very timeconsuming task, which, as reported in [2] , might take up to 90% of the computing time of a feature detector. Such a large computational cost motivates the development of dedicated sensors to analyze and reduce the amount of data as they are captured. This live demonstration consists of a camera module (see Fig. 1 ) built around such a dedicated sensor.
II. GAUSSIAN PYRAMID FRONT-END SENSOR
The front-end sensor occupies 5 ×5 mm 2 in standard 0.18 µm CMOS technology and consists of an array of 176 × 120 sensory-processing pixels. Pixel pitch is 44 × 44 µm 2 . Each pixel embeds: i) 4 photo-sensors arranged into 3T-APS configurations; ii) an ADC; iii) correlated-double-sampling circuitry and iv) switched-capacitor circuitry for tunable Gaussian filtering. A power budget of 70 mW is required for scene acquisition and the extraction of a Gaussian pyramid of 3 octaves and 6 scales. Since the Gaussian pyramid is delivered within 8 ms (ADC included), the chip renders 26.5 nJ/px at 2.64 Mpx/s. This energy figure represents around three orders of magnitude improvement versus architectures employing conventional sensors. Regarding errors, less than 1.2% FSO deviations are measured versus software algorithm implementations -below the safety margins imposed by system level applications. Interested readers can probe references [3] , [4] for further details of the sensor chip. Fig. 1 shows a picture of the camera module. No special setup is required; the camera captures natural scenes under room illumination. The system comprises the chip in a PGA120 package, the lens with a focal distance of 35 mm, f1/4 as focal and mount C type, a carrier board of 15 × 6 cm 2 , a DE0 Terasic FPGA to provide control signals, and a Raspberry-Pi with an ARM processor for visualization purposes.
III. LIVE DEMONSTRATION SETUP
IV. VISITOR EXPERIENCE Real-time tests with the chip set-up will be conducted during the conference. Visitors will interact with the system and see different scales across the Gaussian pyramid.
